

Publications on Asynchronous Circuit Theory

J. A. Brzozowski
David R. Cheriton School of Computer Science
University of Waterloo
Waterloo, Ontario, Canada N2L 3G1
brzozo@uwaterloo.ca

June 2, 2007

Books

1. J. A. Brzozowski and C-J. H. Seger, *Asynchronous Circuits*, Springer, New York, NY, 1995.
2. J. A. Brzozowski and M. Yoeli, *Digital Networks*, Prentice-Hall, Englewood Cliffs, NJ, 1976, (Chapters 6, 7, and 9).

Contributions to Books

1. J. A. Brzozowski, “Topics in Asynchronous Circuit Theory,” pp. 11–42 in *Recent Advances in Formal Languages and Applications*, Studies in Computational Intelligence, vol. 25, Z. Esik, C. Martin-Vide, and V. Mitrana, eds., Springer, 2006.
2. J. A. Brzozowski and R. Negulescu, “Duality for Three: Symmetry in Process Spaces,” pp. 1–14 in *Theory Is Forever*, Lecture Notes in Computer Science, vol. 3113, J. Karhumäki, H. Maurer, G. Păun, and G. Rozenberg, eds., Springer, Berlin, 2004.
3. J. A. Brzozowski, Z. Ésik, and Y. Iland, “Algebras for Hazard Detection,” pp. 3–24 in *Beyond Two - Theory and Applications of Multiple-Valued Logic*, M. Fitting, and E. Orłowska, eds., Physica-Verlag, Heidelberg, 2003.
4. J. A. Brzozowski and Z. Ésik, “Hazard Algebras,” pp. 1–19 in *Half Century of Automata Theory*, A. Salomaa, D. Wood, and S. Yu, eds., World Scientific, Singapore, 2001.

5. M. Yoeli and J. A. Brzozowski, "Ternary Simulation of Binary Gate Networks," pp. 39–50 in *Modern Uses of Multiple-Valued Logic*, J. M. Dunn and G. Epstein, eds., D. Reidel Publishing Company, Dordrecht, Holland, 1977.

Journal Papers

1. Y. Ye and J. A. Brzozowski, "Covering of Transient Simulation of Feedback-Free Circuits by Binary Analysis," *Int. J. Foundations of Computer Science*, vol. 17, No. 4, pp. 949–973, August 2006.
2. J. A. Brzozowski and M. Gheorghiu, "Gate Circuits in the Algebra of Transients," *Theoretical Informatics and Applications*, vol. 39, No. 1, pp. 67–91, January - March, 2005.
3. M. Gheorghiu and J. A. Brzozowski, "Simulation of Feedback-Free Circuits in the Algebra of Transients," *Int. J. Foundations of Computer Science*, vol. 14, no. 6, pp. 1033–1054, December 2003.
4. J. A. Brzozowski and Z. Ésik, "Hazard Algebras," *Formal Methods in System Design*, vol. 23, issue 3, pp. 223–256, November 2003.
5. S. Silver and J. A. Brzozowski, "True Concurrency in Models of Asynchronous Circuit Behavior," *Formal Methods in System Design*, vol. 22, issue 3, pp. 183–203, May 2003.
6. J. A. Brzozowski, "Delay-Insensitivity and Ternary Simulation," *Theoretical Computer Science*, vol. 245, issue 1, pp. 3–25, August 2000.
7. J. A. Brzozowski and H. Zhang, "Delay-Insensitivity and Semi-Modularity," *Formal Methods in System Design*, vol. 16, no. 2, pp. 187–214, March 2000.
8. J. A. Brzozowski and R. Negulescu, "Automata of Asynchronous Behaviors," *Theoretical Computer Science*, vol. 231, issue 1, pp. 113–128, January 2000.
9. J. A. Brzozowski, "Some Applications of Ternary Algebras," *Publicationes Mathematicae (Debrecen)*, vol. 54, suppl., pp. 583–589, 1999.
10. R. Negulescu and J. A. Brzozowski, "Relative Liveness: From Intuition to Automated Verification," *Formal Methods in System Design*, vol. 12, no. 1, pp. 73–115, January 1998.

11. C-J. H. Seger and J. A. Brzozowski, "Generalized Ternary Simulation of Sequential Circuits," *Theoretical Informatics and Applications*, vol. 28, no. 3–4, pp. 159–186, 1994.
12. J. A. Brzozowski and J. C. Ebergen, "On the Delay-Sensitivity of Gate Networks," *IEEE Trans. on Computers*, vol. 41, no. 10, pp. 1349–1360, November 1992.
13. J. A. Brzozowski and C-J. H. Seger, "A Unified Framework for Race Analysis of Asynchronous Networks," *J. ACM*, vol. 36, no. 1, pp. 20–45, January 1989.
14. C-J. H. Seger and J. A. Brzozowski, "An Optimistic Ternary Simulation of Gate Races," *Theoretical Computer Science*, vol. 61, no. 1, pp. 49–66, October 1988.
15. J. A. Brzozowski and C-J. H. Seger, "A Characterization of Ternary Simulation of Gate Networks," *IEEE Trans. on Computers*, vol. C–36, no. 11, pp. 1318–1327, November 1987.
16. J. A. Brzozowski, "Detection of Timing Problems in VLSI Circuits," *Congressus Numerantium* vol. 56, pp. 7–18, March 1987.
17. J. A. Brzozowski and M. Yoeli, "Combinational Static CMOS Networks," *Integration, The VLSI Journal*, vol. 5, pp. 103–122, 1987.
18. J. A. Brzozowski and M. Yoeli, "On a Ternary Model of Gate Networks," *IEEE Trans. on Computers*, vol. C–28, no. 3, pp. 178–184, March 1979.
19. J. A. Brzozowski and M. Yoeli, "Practical Approach to Asynchronous Gate Networks," *Proc. IEE*, vol. 123, no. 6, pp. 495–498, June 1976.
20. J. A. Brzozowski and S. Singh, "Definite Asynchronous Sequential Circuits," *IEEE Trans. on Computers*, vol. C–17, no. 1, pp. 18–26, January 1968.
21. J. A. Brzozowski, "Some Problems in Relay Circuit Design," *IEEE Trans. on Electronic Computers*, vol. EC–14, no. 4, pp. 630–634, August 1965.

Conference Papers

1. J. A. Brzozowski and Y. Ye, “Simulation of Gate Circuits with Feedback in Multi-Valued Algebras,” *37th Int. Symposium on Multiple-Valued Logic*, Oslo, Norway, May 14-15, paper 46, 6 pp., 2007.
2. M. Gheorghiu and J. A. Brzozowski, “Feedback-Free Circuits in the Algebra of Transients,” *Implementation and Application of Automata*, J.-M. Champarnaud and D. Morel, eds., (revised papers) CIAA 2002, Tours, France, July 3–5, 2002, Lecture Notes in Computer Science, vol. 2608, Springer, Berlin, pp. 106–116, 2003.
3. J. A. Brzozowski and M. Gheorghiu, “Simulation of Gate Circuits in the Algebra of Transients,” *Implementation and Application of Automata*, J.-M. Champarnaud and D. Morel, eds., (revised papers) CIAA 2002, Tours, France, July 3–5, 2002, Lecture Notes in Computer Science, vol. 2608, Springer, Berlin, pp. 57–66, 2003.
4. J. A. Brzozowski, Z. Ésik, and Y. Iland, “Algebras for Hazard Detection,” *31st IEEE International Symposium on Multiple-Valued Logic*, Warsaw, Poland, May 22 - 24, 2001, IEEE Computer Society, pp. 3–12, 2001.
5. J. A. Brzozowski and R. Negulescu, “Automata of Asynchronous Behaviors,” *Automata Implementation*, D. Wood and S. Yu, eds., (revised papers) WIA97, London, ON, Canada, September 18–20, 1997, Lecture Notes in Computer Science, vol. 1436, Springer, Berlin, pp. 29–45, 1998.
6. J. A. Brzozowski and K. Raahemifar, “Testing C-Elements Is Not Elementary,” *2nd Working Conference on Asynchronous Design Methodologies*, South Bank University, London, UK, May 30–31, 1995, IEEE Computer Society, pp. 150–159, 1995.
7. R. Negulescu and J. A. Brzozowski, “Relative Liveness: From Intuition to Automated Verification,” *2nd Working Conference on Asynchronous Design Methodologies*, South Bank University, London, UK, May 30–31, 1995, IEEE Computer Society, pp. 108–117, 1995.
8. J. A. Brzozowski and J. C. Ebergen, “Recent Developments in the Design of Asynchronous Circuits,” *Fundamentals of Computation Theory*, J. Csirik, J. Demetrovics, and F. Gécseg, eds., Szeged, Hungary,

August 21–25, 1989, Lecture Notes in Computer Science, vol. 380, Springer, Berlin, pp. 78–94, 1989.

9. C.-J. H. Seger and J. A. Brzozowski, “An Optimistic Ternary Simulation of Gate Races,” *Canadian Conference on VLSI*, Montréal, QC, Canada, October 27–28, 1986, pp. 67–72, 1986.
10. J. A. Brzozowski and C.-J. H. Seger, “Correspondence Between Ternary Simulation and Binary Race Analysis in Gate Networks,” *Int. Colloquium on Automata, Languages, and Programming*, L. Kott, ed., Rennes, France, July 15–19, 1986, Lecture Notes in Computer Science, vol. 226, Springer, Berlin, pp. 69–78, 1986.
11. J. A. Brzozowski and M. Yoeli, “Combinational Static CMOS Networks,” *VLSI Algorithms and Architectures*, F. Makedon, K. Mehlhorn, T. S. Papatheodoru, and P. G. Spirakis, eds., Aegean Workshop on Computing, Loutraki, Greece, July 8–11, 1986, Lecture Notes in Computer Science, vol. 227, Springer, Berlin, pp. 271–282, 1986.
12. M. Yoeli and J. A. Brzozowski, “A Mathematical Model of Digital CMOS Networks,” *Canadian Conference on VLSI*, Toronto, ON, Canada, November 4–5, 1985, pp. 117–120, 1985.
13. J. A. Brzozowski and M. Yoeli, “Models for Analysis of Races in Sequential Networks,” *Mathematical Foundations of Computer Science*, A. Blikle, ed., Jadwisin, Poland, June 17–22, 1974, Lecture Notes in Computer Science, vol. 28, Springer, Berlin, pp. 26–32, 1975.

Other Articles

1. J. A. Brzozowski and C.-J. H. Seger, “Advances in Asynchronous Circuit Theory - Part II: Bounded Inertial Delay Models, MOS Circuits, Design Techniques,” *Bulletin of the European Association for Theoretical Computer Science*, no. 43, pp. 199–263, February 1991.
2. J. A. Brzozowski and C.-J. H. Seger, “Advances in Asynchronous Circuit Theory - Part I: Gate and Unbounded Inertial Delay Models,” *Bulletin of the European Association for Theoretical Computer Science*, no. 42, pp. 198–249, October 1990.

Ph.D. Theses Supervised

1. R. Negulescu, *Process Spaces and Formal Verification of Asynchronous Circuits*, PhD Thesis, Department of Computer Science, University of Waterloo, Waterloo, ON, Canada, July 1998.
2. C.-J. H. Seger, *Models and Algorithms for Race Analysis in Asynchronous Circuits*, PhD Thesis, Department of Computer Science, University of Waterloo, Waterloo, ON, Canada, May 1988.
3. S. Singh, *Design of Asynchronous Sequential Circuits with Asynchronous Unit Delays*, Ph.D. Thesis, Department of Electrical Engineering, University of Ottawa, Ottawa, ON, Canada, November 1968.

Master's Theses Supervised

1. M. Gheorghiu, *Circuit Simulation Using a Hazard Algebra*, MMath Thesis, Department of Computer Science, University of Waterloo, December 2001.
2. S. Silver, *Delay-Insensitivity and True Concurrency*, MMath Thesis, Department of Computer Science, University of Waterloo, December 1998.
3. H. Zhang, *Delay-Insensitive Networks*, MMath Thesis, Department of Computer Science, University of Waterloo, June 1997.
4. C.-J. H. Seger, *Ternary Simulation of Asynchronous Gate Networks*, MMath Thesis, Department of Computer Science, University of Waterloo, December 1985.
5. V. K. Batra, *Design of Asynchronous Unit Delays*, MSc Thesis, Department of Electrical Engineering, University of Ottawa, May 1967.

However, synchronous circuit testing techniques cannot be used on asynchronous circuits directly, especially self-. NCL-EECE-MSD-TR-2003-100. 6. The following papers, based on the work presented in this thesis, have been published or submitted for publication: An Asynchronous Communication Mechanism using self-timed circuits [Xia. 1999a] (6th UK Asynchronous Forum); NCL-EECE-MSD-TR-2003-100. Asynchronous sequential circuits do not use clock signals as synchronous circuits do. Instead, the circuit is driven by the pulses of the inputs which means the state of the circuit changes when the inputs change. Also, they don't use clock pulses. Fewer people are trained in this style compared to synchronous design. Difficult to test and debug. Their output is uncertain. The performance of asynchronous circuits may be reduced in architectures that have a complex data path. Lack of dedicated, asynchronous design-focused commercial EDA tools. References "Asynchronous circuit" Wikipedia Asynchronous Sequential Circuits viden. Attention reader! Don't stop learning now. Read about Asynchronous Counters (Sequential Circuits) in our free Electronics Textbook. Since it would be desirable to have a circuit that could count forward and not just backward, it would be worthwhile to examine a forward count sequence again and look for more patterns that might indicate how to build such a circuit. Since we know that binary count sequences follow a pattern of octave (factor of 2) frequency division, and that J-K flip-flop multivibrators set up for the "toggle" mode are capable of performing this type of frequency division, we can envision a circuit made up of several J-K flip-flops, cascaded to produce four bits of output. ii ASYNCHRONOUS CIRCUIT DESIGN. Foreword. iii. This material in this booklet originally appeared as: J. Spars, Asynchronous circuit design - a tutorial. Chapters 1-8 in J. Spars, and S. Furber (eds.), Principles of asynchronous circuit design - A systems perspective. Kluwer Academic Publishers, 2001. Since its publication in 2001 the material has been used in courses taught at a number of universities including: The University of Manchester (UK), Technion (Israel), FORTH (Greece). It has also been used at a summer school in Grenoble in 2003 and a winter school at Cambridge University in 2005; both organized by the ACiD-WG network of excellence.